| Line 19: | Line 19: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 1: Boolean Algebra & CMOS logic structures == | == Module 1: Boolean Algebra & CMOS logic structures == | ||
| + | <span style="color:orange"> UNDER CONSTRUCTION </span> | ||
*[[ECE270 Slecture Wayner Digital System Design Objectives Module 1|Objectives and Outcomes]] | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 1|Objectives and Outcomes]] | ||
*[[ECE270 Fall 2013 Module 1 Slecture 1|Converting integers to binary]] | *[[ECE270 Fall 2013 Module 1 Slecture 1|Converting integers to binary]] | ||
| Line 29: | Line 30: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 2: Combinational Logic Circuits & Introduction to ABEL == | == Module 2: Combinational Logic Circuits & Introduction to ABEL == | ||
| − | <span style="color:orange"> | + | <span style="color:orange"> TO BE DONE LATER </span> |
*[[ECE270 Slecture Wayner Digital System Design Objectives Module 2|Objectives and Outcomes]] | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 2|Objectives and Outcomes]] | ||
*[[ECE270 Fall 2013 Module 2 Slecture 1|Karnaugh Map techniques]] | *[[ECE270 Fall 2013 Module 2 Slecture 1|Karnaugh Map techniques]] | ||
| Line 40: | Line 41: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 3: Sequential Logic Circuits == | == Module 3: Sequential Logic Circuits == | ||
| − | <span style="color:orange"> | + | <span style="color:orange"> TO BE DONE LATER </span> |
*[[ECE270 Slecture Wayner Digital System Design Objectives Module 3|Objectives and Outcomes]] | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 3|Objectives and Outcomes]] | ||
| Line 48: | Line 49: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 4: Computer Functional Block & Arithmetic Logic Unit == | == Module 4: Computer Functional Block & Arithmetic Logic Unit == | ||
| − | <span style="color:orange"> | + | <span style="color:orange"> TO BE DONE LATER </span> |
*[[ECE270 Slecture Wayner Digital System Design Objectives Module 4|Objectives and Outcomes]] | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 4|Objectives and Outcomes]] | ||
Revision as of 08:06, 23 August 2013
The Meyer Lectures on Digital Systems Design
© 2013
Contents
Foreword by Robert Wayner
Module 1: Boolean Algebra & CMOS logic structures
UNDER CONSTRUCTION
Module 2: Combinational Logic Circuits & Introduction to ABEL
TO BE DONE LATER
Module 3: Sequential Logic Circuits
TO BE DONE LATER
Module 4: Computer Functional Block & Arithmetic Logic Unit
TO BE DONE LATER
