Line 15: Line 15:
 
:[[ECE270 Fall 2013 Module 1 Slecture 2|Using MOSFETS as logic gates]]
 
:[[ECE270 Fall 2013 Module 1 Slecture 2|Using MOSFETS as logic gates]]
 
:[[ECE270 Fall 2013 Module 1 Slecture 3|Basics of Open Drain NAND gates]]
 
:[[ECE270 Fall 2013 Module 1 Slecture 3|Basics of Open Drain NAND gates]]
 
+
:[https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod1_LS_IMPACT_2013.pdf Original Lecture Summary Notes for Module 1]
 
== Module 2: Combinational Logic Circuits & Introduction to ABEL  ==
 
== Module 2: Combinational Logic Circuits & Introduction to ABEL  ==
 
:[[ECE270 Fall 2013 Module 2 Slecture 1|Karnaugh Map techniques]]
 
:[[ECE270 Fall 2013 Module 2 Slecture 1|Karnaugh Map techniques]]

Revision as of 08:28, 19 July 2013


The Brown-Meyer Lectures on Digital Systems Design

Slectures by Robert Wayner

© 2013


Introduction

Module 1: Boolean Algebra & CMOS logic structures

Converting integers to binary
Using MOSFETS as logic gates
Basics of Open Drain NAND gates
Original Lecture Summary Notes for Module 1

Module 2: Combinational Logic Circuits & Introduction to ABEL

Karnaugh Map techniques

Module 3: Sequential Logic Circuits

Module 4: Computer Functional Block & Arithmetic Logic Unit


Back to ECE 270 Homepage

Alumni Liaison

Correspondence Chess Grandmaster and Purdue Alumni

Prof. Dan Fleetwood