Line 6: | Line 6: | ||
<center><font size="4"></font> | <center><font size="4"></font> | ||
− | <font size="4">'''The | + | <font size="4">'''The Meyer Lectures on Digital Systems Design''' </font> |
[[Slectures|Slectures]] by [[User:Rwayner|Robert Wayner]] | [[Slectures|Slectures]] by [[User:Rwayner|Robert Wayner]] |
Revision as of 07:47, 24 July 2013
The Meyer Lectures on Digital Systems Design
© 2013
Contents
Foreword by Robert Wayner
Module 1: Boolean Algebra & CMOS logic structures
Module 2: Combinational Logic Circuits & Introduction to ABEL
UNDER CONSTRUCTION
- Objectives and Outcomes
- Karnaugh Map techniques
Module 3: Sequential Logic Circuits
UNDER CONSTRUCTION
- Objectives and Outcomes
Module 4: Computer Functional Block & Arithmetic Logic Unit
UNDER CONSTRUCTION
- Objectives and Outcomes