| (6 intermediate revisions by 3 users not shown) | |||
| Line 8: | Line 8: | ||
<font size="4">'''The Meyer Lectures on Digital Systems Design''' </font> | <font size="4">'''The Meyer Lectures on Digital Systems Design''' </font> | ||
| − | [ | + | [https://www.projectrhea.org/learning/slectures.php Slectures] by [[User:Rwayner|Robert Wayner]] |
© 2013 | © 2013 | ||
| Line 19: | Line 19: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 1: Boolean Algebra & CMOS logic structures == | == Module 1: Boolean Algebra & CMOS logic structures == | ||
| − | *[[ECE270 Slecture Wayner Digital System Design Objectives|Objectives and Outcomes]] | + | <span style="color:orange"> UNDER CONSTRUCTION </span> |
| + | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 1|Objectives and Outcomes]] | ||
*[[ECE270 Fall 2013 Module 1 Slecture 1|Converting integers to binary]] | *[[ECE270 Fall 2013 Module 1 Slecture 1|Converting integers to binary]] | ||
*[[ECE270 Fall 2013 Module 1 Slecture 2|Using MOSFETS as logic gates]] | *[[ECE270 Fall 2013 Module 1 Slecture 2|Using MOSFETS as logic gates]] | ||
| Line 29: | Line 30: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 2: Combinational Logic Circuits & Introduction to ABEL == | == Module 2: Combinational Logic Circuits & Introduction to ABEL == | ||
| − | <span style="color:orange"> | + | <span style="color:orange"> TO BE DONE LATER </span> |
| − | + | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 2|Objectives and Outcomes]] | |
| − | *[[ECE270 | + | |
| − | + | ||
([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod2_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod2_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ||
| Line 40: | Line 39: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 3: Sequential Logic Circuits == | == Module 3: Sequential Logic Circuits == | ||
| − | <span style="color:orange"> | + | <span style="color:orange"> TO BE DONE LATER </span> |
| − | *Objectives and Outcomes | + | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 3|Objectives and Outcomes]] |
([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod3_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod3_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ||
| Line 48: | Line 47: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 4: Computer Functional Block & Arithmetic Logic Unit == | == Module 4: Computer Functional Block & Arithmetic Logic Unit == | ||
| − | <span style="color:orange"> | + | <span style="color:orange"> TO BE DONE LATER </span> |
| − | *Objectives and Outcomes | + | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 4|Objectives and Outcomes]] |
| − | + | ||
([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod4_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod4_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ||
| Line 57: | Line 55: | ||
---- | ---- | ||
| − | [[ | + | [[2014 Spring ECE 270 Brown|Go to ECE 270 Homepage]] |
Latest revision as of 16:38, 2 April 2014
The Meyer Lectures on Digital Systems Design
© 2013
Contents
Foreword by Robert Wayner
Module 1: Boolean Algebra & CMOS logic structures
UNDER CONSTRUCTION
Module 2: Combinational Logic Circuits & Introduction to ABEL
TO BE DONE LATER
Module 3: Sequential Logic Circuits
TO BE DONE LATER
Module 4: Computer Functional Block & Arithmetic Logic Unit
TO BE DONE LATER
