| Line 32: | Line 32: | ||
<span style="color:orange"> TO BE DONE LATER </span> | <span style="color:orange"> TO BE DONE LATER </span> | ||
*[[ECE270 Slecture Wayner Digital System Design Objectives Module 2|Objectives and Outcomes]] | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 2|Objectives and Outcomes]] | ||
| − | |||
| − | |||
([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod2_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod2_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ||
| Line 51: | Line 49: | ||
<span style="color:orange"> TO BE DONE LATER </span> | <span style="color:orange"> TO BE DONE LATER </span> | ||
*[[ECE270 Slecture Wayner Digital System Design Objectives Module 4|Objectives and Outcomes]] | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 4|Objectives and Outcomes]] | ||
| − | |||
([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod4_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod4_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ||
Revision as of 10:46, 4 October 2013
The Meyer Lectures on Digital Systems Design
© 2013
Contents
Foreword by Robert Wayner
Module 1: Boolean Algebra & CMOS logic structures
UNDER CONSTRUCTION
Module 2: Combinational Logic Circuits & Introduction to ABEL
TO BE DONE LATER
Module 3: Sequential Logic Circuits
TO BE DONE LATER
Module 4: Computer Functional Block & Arithmetic Logic Unit
TO BE DONE LATER
