| Line 19: | Line 19: | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
== Module 1: Boolean Algebra & CMOS logic structures == | == Module 1: Boolean Algebra & CMOS logic structures == | ||
| − | *[[ECE270 Slecture Wayner Digital System Design Objectives|Objectives and Outcomes]] | + | *[[ECE270 Slecture Wayner Digital System Design Objectives Module 1|Objectives and Outcomes]] |
*[[ECE270 Fall 2013 Module 1 Slecture 1|Converting integers to binary]] | *[[ECE270 Fall 2013 Module 1 Slecture 1|Converting integers to binary]] | ||
*[[ECE270 Fall 2013 Module 1 Slecture 2|Using MOSFETS as logic gates]] | *[[ECE270 Fall 2013 Module 1 Slecture 2|Using MOSFETS as logic gates]] | ||
Revision as of 08:44, 21 August 2013
The Meyer Lectures on Digital Systems Design
© 2013
Contents
Foreword by Robert Wayner
Module 1: Boolean Algebra & CMOS logic structures
Module 2: Combinational Logic Circuits & Introduction to ABEL
UNDER CONSTRUCTION
- Objectives and Outcomes
- Karnaugh Map techniques
Module 3: Sequential Logic Circuits
UNDER CONSTRUCTION
- Objectives and Outcomes
Module 4: Computer Functional Block & Arithmetic Logic Unit
UNDER CONSTRUCTION
- Objectives and Outcomes
