Line 18: | Line 18: | ||
<br> | <br> | ||
<div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | <div style="font-family: Verdana, sans-serif; font-size: 12px; text-align: justify; width: 92%; margin: auto; border: 1px solid #aaa; padding: 1em;"> | ||
− | == Module 1: Boolean Algebra & CMOS logic structures | + | == Module 1: Boolean Algebra & CMOS logic structures == |
*[[ECE270 Slecture Wayner Digital System Design Objectives|Objectives and Outcomes]] | *[[ECE270 Slecture Wayner Digital System Design Objectives|Objectives and Outcomes]] | ||
− | + | *[[ECE270 Fall 2013 Module 1 Slecture 1|Converting integers to binary]] | |
− | + | *[[ECE270 Fall 2013 Module 1 Slecture 2|Using MOSFETS as logic gates]] | |
− | + | *[[ECE270 Fall 2013 Module 1 Slecture 3|Basics of Open Drain NAND gates]] | |
− | + | ||
+ | ([https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod1_LS_IMPACT_2013.pdf Original Notes by Prof. Meyer]) | ||
</div> | </div> | ||
<br> | <br> |
Revision as of 06:15, 23 July 2013
The Brown-Meyer Lectures on Digital Systems Design
© 2013
Contents
Foreword by Robert Wayner
Module 1: Boolean Algebra & CMOS logic structures
Module 2: Combinational Logic Circuits & Introduction to ABEL
UNDER CONSTRUCTION
Module 4: Computer Functional Block & Arithmetic Logic Unit
UNDER CONSTRUCTION