| Line 17: | Line 17: | ||
:[https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod1_LS_IMPACT_2013.pdf Original Lecture Summary Notes for Module 1] | :[https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod1_LS_IMPACT_2013.pdf Original Lecture Summary Notes for Module 1] | ||
== Module 2: Combinational Logic Circuits & Introduction to ABEL == | == Module 2: Combinational Logic Circuits & Introduction to ABEL == | ||
| − | + | *[https://engineering.purdue.edu/ece270/Notes/PDF/2-Mod2_LS_IMPACT_2013.pdf ***Original Lecture Summary Notes for Module 2***] | |
:[[ECE270 Fall 2013 Module 2 Slecture 1|Karnaugh Map techniques]] | :[[ECE270 Fall 2013 Module 2 Slecture 1|Karnaugh Map techniques]] | ||
== Module 3: Sequential Logic Circuits == | == Module 3: Sequential Logic Circuits == | ||
Revision as of 09:28, 19 July 2013
The Brown-Meyer Lectures on Digital Systems Design
Slectures by Robert Wayner
© 2013
Contents
Module 1: Boolean Algebra & CMOS logic structures
- Converting integers to binary
- Using MOSFETS as logic gates
- Basics of Open Drain NAND gates
- Original Lecture Summary Notes for Module 1
