Line 6: Line 6:
  
 
<center><font size="4"></font>  
 
<center><font size="4"></font>  
<font size="4">'''[[ECE_270_Digital_System_Design_Slecture_Wayner_Table_of_Contents|The Brown-Meyer Lectures on Digital Systems]]''' </font>  
+
<font size="4">'''[[ECE_270_Digital_System_Design_Slecture_Wayner_Table_of_Contents|The Meyer Lectures on Digital Systems]]''' </font>  
  
  

Revision as of 07:48, 24 July 2013


The Meyer Lectures on Digital Systems


Module 1: Boolean Algebra & CMOS logic structures

Objectives and Outvomes

Slectures by Robert Wayner

© 2013


Learning Outcome

An ability to analyze and design CMOS logic gates

Learning Objectives

  1. convert numbers from one base (radix) to another: 2, 10, 16
  2. define a binary variable
  3. identify the theorems and postulates of switching algebra
  4. describe the principle of duality
  5. describe how to form a complement function
  6. prove the equivalence of two Boolean expressions using perfect induction
  7. describe the function and utility of basic electronic components (resistors, capacitors, diodes, MOSFETs)
  8. define the switching threshold of a logic gate and identify the voltage ranges typically associated with a “logic high” and a “logic low”
  9. define assertion level and describe the difference between a positive logic convention and a negative logic convention
  10. describe the operation of basic logic gates (NOT, NAND, NOR) constructed using N- and P-channel MOSFETs and draw their circuit diagrams
  11. define “fighting” among gate outputs wired together and describe its consequence
  12. define logic gate fan-in and describe the basis for its practical limit
  13. identifykeyinformationcontainedinalogicdevicedatasheet
  14. calculate the DC noise immunity margin of a logic circuit and describe the consequence of an insufficient margin
  15. describe the consequences of a “non-ideal” voltage applied to a logic gate input
  16. describehowunused(“spare”)CMOSinputsshouldbeterminated
  17. describe the relationship between logic gate output voltage swing and current sourcing/sinking capability
  18. describe the difference between “DC loads” and “CMOS loads”

CONTINUE


Alumni Liaison

Prof. Math. Ohio State and Associate Dean
Outstanding Alumnus Purdue Math 2008

Jeff McNeal