

Huddle Board Exercise for Module 4 – No. 1a

Monday, April 14, 2014

Complete the following ABEL file so that it implements a 4-bit *carry look-ahead* adder based on the DECLARATIONS section provided below.

```
MODULE cla4
TITLE '4-bit Carry Look-Ahead Adder'

DECLARATIONS

X0..X3, Y0..Y3 pin;  " operands
CIN pin;  " carry in (Cin)
S0..S3 pin istype 'com';  " sum outputs
C0..C3 pin istype 'com';  " carry outputs (C3 is carry out)
P0..P3 pin istype 'com';  " propagate functions

G0 = X0&Y0;  " generate functions
G1 = X1&Y1;
G2 = X2&Y2;
G3 = X3&Y3;

EQUATIONS

P0 = X0$Y0;  " propagate functions
P1 = X1$Y1;
P2 = X2$Y2;
P3 = X3$Y3;

" carry functions

C0 = _____ ;
C1 = _____ ;
C2 = _____ ;
_____ ;
C3 = _____ ;
_____ ;

S0 = CIN$P0;  " sum functions
S1 = C0$P1;
S2 = C1$P2;
S3 = C2$P3;


END
```

Huddle Board Exercise for Module 4 – No. 1b

Monday, April 14, 2014

Draw a circuit that multiplies a 4-bit unsigned binary number $X_3 X_2 X_1 X_0$ by a 2-bit unsigned binary number $Y_1 Y_0$, using an array of full-adder cells. Determine the worst case propagation delay if each full adder takes 10 ns to produce its C and S outputs, and each AND gate (used to generate the product components) has 5 ns of propagation delay.

X_3	X_2	X_1	X_0
	\times	Y_1	Y_0




The worst case propagation delay is: _____.

Huddle Board Exercise for Module 4 – No. 2a
Wednesday, April 16, 2014

Assume the simple computer instruction set has been changed to the following:

Opcode	Mnemonic	Function Performed
0 0 0	ADD <i>addr</i>	Add contents of <i>addr</i> to contents of A
0 0 1	SUB <i>addr</i>	Subtract contents of <i>addr</i> from contents of A
0 1 0	LDA <i>addr</i>	Load A with contents of location <i>addr</i>
0 1 1	XOR <i>addr</i>	XOR contents of <i>addr</i> with contents of A
1 0 0	STA <i>addr</i>	Store contents of A at location <i>addr</i>
1 0 1	HLT	Halt – Stop, discontinue execution

On the instruction trace worksheet, below, show the *final result* of executing the program stored in memory *up to and including* the HLT instruction.



Huddle Board Exercise for Module 4 – No. 2b

Wednesday, April 16, 2014

From the **BLOCK DIAGRAM** for one bit (“i”) of the ALU, complete the table below:

AOE	ALE	ALX	ALY	Function Performed	CF	ZF	NF	VF
				LDA: [Q3..Q0] \leftarrow [D3..D0]	•	X	X	•
				AND: [Q3..Q0] \leftarrow [Q3..Q0] \cap [D3..D0]	•	X	X	•
				SUB: [Q3..Q0] \leftarrow [Q3..Q0] – [D3..D0]	X	X	X	X
				ADD: [Q3..Q0] \leftarrow [Q3..Q0] + [D3..D0]	X	X	X	X
				OUT: [D3..D0] \leftarrow [Q3..Q0]	•	•	•	•
				(no operation – retain state)	•	•	•	•

“X” indicates the flag is affected by the function performed, “●” indicates the flag is not affected

