# In-Class Homework for Module 2 – No. 1 Monday, February 17, 2014


Given the truth table, below, determine the following:

X	Y	Z	F(X,Y,Z)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

## F(X,Y,Z) expressed as:

- a canonical sum-of-products:


- a (two-level) AND-OR circuit realization:



- a canonical product-of-sums:

$$F(X,Y,Z) = (X+Y'+Z) \cdot (X'+Y+Z') \cdot (X'+Y'+Z)$$

- a (two-level) OR-AND circuit realization:



# In-Class Homework for Module 2 – No. 1a Monday, February 17, 2014

1. For the function mapped below:


, \	$\bigvee v$	\ w'		w /		
Y'		1	$\{\tilde{0},$	(1)	Æ'	
<u> </u>	(0°	0		0)	${f Z}$	
Y	$\sqrt{1}$	1	$\widehat{0}$	• 0 /		
. /	NO.		$\begin{pmatrix} 1 \\ 1 \end{pmatrix}$		Z'	
//	X'	2	K	X'		

- Write a minimal sum-of-products expression and draw a NAND-NAND realization:

- Write a minimal product-of-sums expression and draw a NOR-NOR realization:

$$F'=Y'\cdot Z+W\cdot Z+W\cdot X\cdot Y'$$

$$F=(Y+Z')\cdot (W'+Z')\cdot (W'+X'+Y)$$




2. Express the *complement* of the following function as an ON SET and draw a NAND-NAND realization:

$$F(X,Y,Z) = Y + X \cdot Z'$$

$$F'(X,Y,Z) = Y' \cdot (X' + Z)$$

$$= Y' \cdot X' + Y' \cdot Z$$



$$\sum_{x,Y,z} (0,1,5)$$

3. Express the *dual* of the following function as an OFF SET and draw a NOR-NOR realization:

$$F(X,Y,Z) = Y + X' \cdot Z$$

$$F^{D}(X,Y,Z) = Y \cdot (X' + Z)$$

$$= Y \cdot X' + Y \cdot Z$$

$$\Pi_{x,Y,z}(0,1,4,5,6)$$

# In-Class Homework for Module 2 – No. 1b Monday, February 17, 2014

In determining a minimal sum-of-products expression for the function mapped below, indicate whether the following statements are true or false:

· ' W'			W / .		
<b>X71</b>	(1)		0		<b>Z'</b>
Υ'	0	1	0	1	${f z}$
v	1,	1	0	0	L
Y		1	1	(E)	$\mathbf{Z'}$
/	X'	y	<b>K</b>	X'	

(T) F The term W'•Y is an essential prime implicant.

The term  $X' \cdot Z'$  is an essential prime implicant.

T (F) The term W'•Z' is an essential prime implicant.

The term W'•X is an essential prime implicant.

(T) F The term Y•Z' is an essential prime implicant.


The term W•X'•Y' is an essential prime implicant.

Write a minimum sum-of-products expression for this function:


$$\mathbf{F(W,X,Y,Z)} = \frac{\mathbf{W} \cdot \mathbf{X}' \cdot \mathbf{Y}' + \mathbf{Y} \cdot \mathbf{Z}' + \mathbf{W}' \cdot \mathbf{Y} + \mathbf{W}' \cdot \mathbf{X} + \mathbf{X}' \cdot \mathbf{Z}'}{\mathbf{W} \cdot \mathbf{X} + \mathbf{X}' \cdot \mathbf{Z}'}$$

# In-Class Homework for Module 2 – No. 2 Wednesday, February 19, 2014


1. Sketch the response of the circuit, below, to the input signals provided. Assume the input signals (A, B, C) have been in the initial states shown prior to the beginning of the chart, and that each gate has a  $t_{\rm PLH}$  and  $t_{\rm PHL}$  of 10 ns. *Identify the hazard* (by name) if one occurs in the output (F).



2. Determine if the function mapped below can be *simplified* in terms of XOR or XNOR operators.



$$F = W' \cdot Y' + W \cdot Y + X' \cdot Z + X \cdot Z'$$
$$= (W \oplus Y)' + X \oplus Z$$



## In-Class Homework for Module 2 – No. 3 Monday, February 24, 2014

1. Write an ABEL file that realizes the following functions in a 22V10 PLD:

```
ightharpoonup F(A,B,C,D,E) = A' \cdot B \cdot C + A \cdot B' \cdot C' \cdot E + B \cdot C \cdot D' \cdot E' + A \cdot B \cdot C' \cdot D
```

 $ightharpoonup G(A,B,C,D,E) = A' \cdot D \cdot E' + B' \cdot C' \cdot E' + A \cdot C \cdot E + B \cdot D \cdot E$ 

#### MODULE Problem1

TITLE 'Module 3A Problem 1'

#### **DECLARATIONS**

a,b,c,d,e pin;

f,g pin istype 'com';

#### **EQUATIONS**

g = !a&d&!e # !b&!c&!e # a&c&e # b&d&e;

END

# 2. Write an ABEL file that realizes the following truth table in a 22V10 PLD:

X	Υ	Z	F(X,Y,Z)
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


```
MODULE Problem2
TITLE 'Module 3A Problem 2'
DECLARATIONS
x,y,z pin;
f pin istype 'com';
truth table ([x,y,z]->[f])
                [0,0,0] -> [0];
                [0,0,1] -> [0];
                [0,1,0]->[0];
                [0,1,1]->[1];
                [1,0,0]->[0];
                [1,0,1] \rightarrow [1];
                [1,1,0] \rightarrow [1];
                [1,1,1] \rightarrow [1];
END
```


#### In-Class Homework for Module 2 – No. 4 Wednesday, February 26, 2014

Demonstrate that you can implement *any* arbitrary 3-variable Boolean function using *just* a 3:8 decoder with active low outputs (specifically, a 74x138) and a *single* 4-input NAND gate (plus some resistors and an LED).


HINT: The LED may be connected in either a sourcing or a sinking configuration.


## (a) Implement the function $F(C,B,A) = C'A' + C \cdot B' \cdot A$





# (b) Implement the function $F(C,B,A) = C' \cdot B' \cdot A' + B \cdot A + C \cdot A'$






# In-Class Homework for Module 2 – No. 4a Wednesday, February 26, 2014

Complete the ABEL file, below, that implements a "dorm-room alarm" system using a 22V10 PLD. Your alarm should accommodate eight sensor inputs, labeled **SO** through **S7**, plus an **ARM** input that can be used to arm the alarm. If any sensors are asserted while the alarm is armed, the number of the highest sensor asserted will be displayed on a 7-segment <u>common-anode</u> LED. Note that there are a total of <u>nine</u> (active high) inputs and <u>eight</u> (active low) outputs. In summary, the alarm should function as follows:

- If the **ARM** input is negated, the **ARMED** output indicator should be *off* and the 7-segment LED should be *blank*.
- If the ARM input is asserted but all the sensors are negated, the ARMED output indicator should be *on* and the 7-segment LED should be *blank*.
- If the ARM input is asserted, the ARMED output indicator should be on and the *highest* numbered input asserted should be displayed on a <u>common anode</u> 7-segment LED.

```
MODULE dormalm
  TITLE 'Prioritized Dorm Alarm with 7-segment Display'
    DECLARATIONS
  S0...S7 pin 2...9;
                                                                                                                                                                                                                                               " sensor inputs
                                                                                                                                                                                                                                               " ARM (enable) input
    \RM pin 11;
       LA, !LB, !LC, !LD, !LE, !LF, !LG pin 15..21 istype 'com'; " 7-segment display outputs
    !ARMED pin 14 istype 'com';
                                                                                                                                                                                                                                                                                                                                                                                                        " ARMED output
 X = .X.;
                                                                                                                                                                                                                                               " short hand for don't care
 TRUTH TABLE
               ([ARM, S7, S6, S5, S4, S3, S2, S1, S0] \rightarrow [ARMED, LA, LB, LC, LD, LE, LF, LG])
                            [\underline{0}, \underline{X}, \underline{X}, \underline{X}, \underline{X}, \underline{X}, \underline{X}, \underline{X}, \underline{X}] \rightarrow [\underline{0}, \underline{0}, \underline{0}, \underline{0}, \underline{0}, \underline{0}, \underline{0}];
                            [\ \underline{1},\ \underline{0},\ \underline{0},\ \underline{0},\ \underline{0},\ \underline{0},\ \underline{0},\ \underline{0}] \rightarrow [\ \underline{1},
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0, 0, 0, 0, 0, 0, 0; "Af
                            [\ \underline{\ 1\ },\ \underline{\ 0\ },\ \underline{\ 0\
                           [\ \underline{\ }\ \underline{\ 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          \perp, \perp, 0, \perp, \perp, 0, \perp<sub>1</sub>; "2
                           [\ \underline{\ }\ ],\ \underline{\ }\ ],\ \underline{\ }\ ],\ \underline{\ }\ ] \rightarrow [\ \underline{\ }\ ],
                           [\underline{1},\underline{0},\underline{0},\underline{0},\underline{0},\underline{1},\underline{X},\underline{X},\underline{X}] \rightarrow [\underline{1},\underline{1},\underline{1},\underline{1},\underline{1},\underline{0},\underline{0},\underline{1}];"3
                           [\ \underline{\ }\ ],\ \underline{0},\ \underline{0},\ \underline{0},\ \underline{\ }\ ],\ \underline{X},\ \underline{X},\ \underline{X},\ \underline{X}] \ \rightarrow \ [\ \underline{\ }\ ],\ \underline{\ }\ \underline{0},\ \underline{\ }\ ],\ \underline{\ }\ ];"
                           [\underline{1}, \underline{0}, \underline{0}, \underline{1}, \underline{X}, \underline{X}, \underline{X}, \underline{X}, \underline{X}] \rightarrow [\underline{1}, \underline{1}, \underline{0}, \underline{1}, \underline{1}, \underline{0}, \underline{1}, \underline{1}];
                           [\ \underline{\ }\ \underline{\ 
                           END
```


Show a complete schematic for your dorm alarm, including the input switches and LED outputs. Use the 22V10 pin numbering declared in the ABEL file you completed on the previous page. Assume all LEDs have a forward voltage of 1.5 V, that  $V_{OL}$  of the PLD outputs is 0.5 V, and that 20 mA of current is to flow through each LED. Add any parts you deem necessary and **indicate their value**.



All LED current limiting resistors are = (5-0.5-1.5)/0.020=3.0/0.02=150.2 Switch input port pull-up resistors should be loke (or something in that range).

# In-Class Homework for Module 2 – No. 5 Monday, March 3, 2014

Show how you can implement *any* arbitrary 3-variable Boolean function using only an 8:1 multiplexer (specifically, a 74x151), an LED, some resistors, and some DIP switches (note that a "closed" switch should be interpreted as a logic "0", while an "open" switch should be interpreted as a logic "1").




To implement the function  $F(C,B,A) = C' \cdot A' + C \cdot (A \oplus B)'$  on the circuit, above, determine which

Circle the input switches that should be closed: D0 D1 D2 D3 D4 D5 D6 D7


Show your derivation in the space below:

"data" switches should be closed.



# In-Class Homework for Module 2 - No. 5a Monday, March 3, 2014

Assume a hypothetical PLD has macrocells of the following configuration:



- The maximum number of *product terms* that can be implemented by each macrocell when F0 = 0 is: 3
- The purpose of the XOR gate is to: select 0's or 1's of function and/or control pin assertion level
- The purpose of the demultiplexer is to: route one of the product terms to tri-state enable or OR gate
- The purpose of the *multiplexer* is to: select the source of the tri-state output enable
- The value to which F1 and F2 should be set to allow the I/O pin to be used as an *input* pin: F2 = 0 F1 = 1
- If F1 = 0 and F2 = 0, then F0 must be set to: \_0\_\_ Reason why: gate to the tri-state enable