

Revisited Concept Exercises for Module 2 – No. 1
Monday, February 17, 2014

Given the truth table, below, determine the following:

X	Y	Z	F(X,Y,Z)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


F(X,Y,Z) expressed as:

an *on-set*: $\sum_{x,y,z} (0, 1, 3, 4, 7)$

an *off-set*: $\prod_{x,y,z} (2, 5, 6)$

Revisited Concept Exercise for Module 2 – No. 1a
Monday, February 17, 2014

Write out the function, fill out the truth table, and determine both the ON-set and the OFF-set for the function implemented by the following circuit:



$$F(X, Y, Z) = \underline{X \cdot Y + X' \cdot Z}$$

X	Y	Z	F(X, Y, Z)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


$$\text{ON-set} = \underline{\sum_{X, Y, Z} (1, 3, 6, 7)}$$

$$\text{OFF-set} = \underline{\prod_{X, Y, Z} (0, 2, 4, 5)}$$

Revisited Concept Exercise for Module 2 – No. 2
 Wednesday, February 19, 2014


Compare the cost of minimal two-level NAND and two-level NOR gate implementations of the function, $F(W,X,Y,Z)$, mapped below. Show both the NAND and NOR circuit realizations and calculate the cost of each. Assume both true and complemented variables are available.

NAND realization:




NAND cost = $\frac{9 \text{ inputs} + 4 \text{ outputs}}{13}$ "cheaper"

$$F = X \cdot Z' + W' \cdot Y + X' \cdot Y$$




NOR realization:



NOR cost = $\frac{10 \text{ inputs} + 4 \text{ outputs}}{14}$


$$F' = X' \cdot Y' + W \cdot X \cdot Z + Y' \cdot Z$$

$$F = (X+Y) \cdot (W'+X'+Z') \cdot (Y+Z')$$



Revisited Concept Exercise for Module 2 – No. 3
Monday, February 24, 2014

Assume a hypothetical PLD has macrocells of the following configuration:



The maximum number of *product terms* that can be implemented by each macrocell = 4

The maximum number of *literals* that each product term can have = 12

Revisited Concept Exercise Quiz for Module 2 – No. 4
Wednesday, February 26, 2014

1. **A0, A1, A2, A3** defined as the set **ALL**: $ALL = [A0..A3]$
2. **B0, B1, B2, B3, B4** used as a range: $B0..B4$
3. **GE** used as the tri-state enable for output signals **G0, G1, G2, G3**: $[G0..G3].OE = GE$
4. Write using ABEL syntax: $G(W,X,Y,Z) = (X \oplus Z) \cdot (W \oplus Y)'$

$G = (X \ \$ \ Z) \ \& \ !(W \ \$ \ Y); \ \text{-or-} \ \ G = (X \ \$ \ Z) \ \& \ (W \ !\$ \ Y);$

5. Write using ABEL syntax: $F(W,X,Y,Z) = W' \cdot Z \cdot (X + Y') + Y \cdot (X' + W + Z)$

$F = !W \ \& \ Z \ \& \ (X \ \# \ !Y) \ \# \ Y \ \& \ (!X \ \# \ W \ \# \ Z);$

6. ABEL declaration that specifies input variables **SA, SB, and SC** are *active low*:

$!SA, \ !SB, \ !SC \ \text{pin};$

7. ABEL declaration that specifies variables **R0, R1, R2, and R3** are *active low* combinational outputs:

$!R0..!R3 \ \text{pin} \ \text{istype} \ \text{'com'};$

8. ABEL equation statement specifying that the *tri-state enable* for combinational output signals **R0, R1, R2, and R3** is given by the expression $A \cdot B' \cdot C$:

$[R0..R3].OE = A \ \& \ !B \ \& \ C;$