## Lecture Summary – Module 1

Switching Algebra and CMOS Logic Gates

## Learning Outcome: an ability to analyze and design CMOS logic gates

## Learning Objectives:

- 1-1. <u>convert</u> numbers from one base (radix) to another: 2, 10, 16
- 1-2. <u>define</u> a binary variable
- 1-3. <u>identify</u> the theorems and postulates of switching algebra
- 1-4. <u>describe</u> the principle of duality
- 1-5. <u>describe</u> how to form a complement function
- 1-6. prove the equivalence of two Boolean expressions using perfect induction
- 1-7. describe the function and utility of basic electronic components (resistors, capacitors, diodes, MOSFETs)
- 1-8. <u>define</u> the switching threshold of a logic gate and identify the voltage ranges typically associated with a "logic high" and a "logic low"
- 1-9. <u>define</u> assertion level and <u>describe</u> the difference between a positive logic convention and a negative logic convention
- 1-10. <u>describe</u> the operation of basic logic gates (NOT, NAND, NOR) constructed using N- and P-channel MOSFETs and <u>draw</u> their circuit diagrams
- 1-11. define "fighting" among gate outputs wired together and describe its consequence
- 1-12. <u>define</u> logic gate fan-in and describe the basis for its practical limit
- 1-13. identify key information contained in a logic device data sheet
- 1-14. <u>calculate</u> the DC noise immunity margin of a logic circuit and describe the consequence of an insufficient margin
- 1-15. describe the consequences of a "non-ideal" voltage applied to a logic gate input
- 1-16. describe how unused ("spare") CMOS inputs should be terminated
- 1-17. describe the relationship between logic gate output voltage swing and current sourcing/sinking capability
- 1-18. describe the difference between "DC loads" and "CMOS loads"
- 1-19. <u>calculate</u>  $V_{OL}$  and  $V_{OH}$  of a logic gate based on the "on" resistance of the active device and the amount of current sourced/sunk by the gate output
- 1-20. <u>calculate</u> logic gate fan-out and identify a practical lower limit
- 1-21. <u>calculate</u> the value of current limiting resistor needed for driving an LED
- 1-22. describe the deleterious effects associated with loading a gate output beyond its rated specifications
- 1-23. define propagation delay and list the factors that contribute to it
- 1-24. <u>define</u> transition time and list the factors that contribute to it
- 1-25. <u>estimate</u> the transition time of a CMOS gate output based on the "on" resistance of the active device and the capacitive load
- 1-26. describe ways in which load capacitance can be minimized
- 1-27. identify sources of dynamic power dissipation
- 1-28. <u>plot</u> power dissipation of CMOS logic circuits as a function of operating frequency
- 1-29. plot power dissipation of CMOS logic circuits as a function of power supply voltage
- 1-30. describe the function and utility of decoupling capacitors
- 1-31. define hysteresis and describe the operation of Schmitt-trigger inputs
- 1-32. <u>describe</u> the operation and utility of a transmission gate
- 1-33. <u>define</u> high-impedance state and describe the operation of a tri-state buffer
- 1-34. <u>define</u> open drain as it applies to a CMOS logic gate output and calculate the value of pull-up resistor needed
- 1-35. describe how to create "wired logic" functions using open drain logic gates
- 1-36. <u>calculate</u> the value of pull-up resistor needed for an open drain logic gate

## Lecture Summary – Module 1-J Three-State and Open-Drain Outputs

Reference: Digital Design Principles and Practices (4<sup>th</sup> Ed.), pp. 132-136, 138-141

- open-drain outputs
  - <u>definition</u>: a CMOS output structure that does <u>not</u> include a P-channel (pull-up) transistor is called an *open-drain output*
  - an open-drain output is in one of two states: LOW or "open" (i.e., disconnected)
  - an *underscored diamond* (or "O.D.") is used to indicate that an output is open drain
  - an open-drain output requires an external pull-up resistor to *passively* pull it high in the "open" state (since the output structure does NOT include a P-channel active pull-up)



- open-drain outputs, continued...
  - application driving LEDs (O.D. outputs can typically sink more current than conventional gates)



• application - "wired" logic (<u>definition</u>: *wired logic* is performed if the outputs of several open-drain gates are tied together with a single pull-up resistor)



- pull-up resistor calculations
  - in open-drain applications, two calculations bracket the allowable values of the pull-up resistor R:
    - LOW the sum of the current through R plus the LOW state input currents of the gate inputs driven *must not exceed* the  $I_{OLmax}$  of the active device
    - HIGH the voltage drop across R in the HIGH state *must not reduce* the output voltage below the  $V_{IHmin}$  of the driven gate inputs
- <u>example</u>: calculate a suitable value of pull-up resistor to use with the following circuit:



- open-drain outputs, continued...
  - o pull-up resistor calculation example, continued...
    - solution, <u>maximum</u> R Value based on V<sub>IH</sub> desired



solution, <u>minimum</u> R Value – based on I<sub>OL max</sub> of <u>one</u> gate



"
"
prove" the "worst case" scenario ( $\mathbf{R} = 470 \ \Omega$ )



- open-drain outputs, continued...
  - o pull-up resistor calculation example, continued...
    - "proof", continued...



Next, turn on two O.D. gates

The equivalent load impedance of circuit is  $470+15 = 485 \Omega$  (because have two 30  $\Omega$  "on" resistances in parallel)

I<sub>R</sub> is now 5 / 485 = 0.0103 A = 10.3 mA, which is <u>split</u> between the two gates that are "on"

conclusions



Finally, turn on <u>all three</u> O.D. gates

The equivalent load impedance of circuit is  $470+10 = 480 \Omega$  (because have three 30  $\Omega$  "on" resistances in parallel)

I<sub>R</sub> is now 5 / 480 = 0.0104 A = 10.4 mA, which is <u>split</u> among the three gates that are "on"

• compare power dissipation of circuit using R<sub>min</sub> vs. R<sub>max</sub> as the pull-up resistor



- open-drain outputs, continued...
  - o pull-up resistor calculation example, continued...
    - power dissipation comparison, continued...



compare rise time estimates of circuit using R<sub>min</sub> vs. R<sub>max</sub> as the pull-up resistor



- Conclusion: rise time for R<sub>max</sub> case is <u>considerably longer</u>
- <u>example</u>: estimate the "on" resistance of an O.D. gate and pull-up resistor value based on rise/fall times



rise time = 100 ns =  $R_{pull-up} \times 100 \text{ pF} \rightarrow R_{pull-up} = 1000 \Omega$ fall time = 10 ns =  $R_{on} \times 100 \text{ pF} \rightarrow R_{on} = 100\Omega$